Part Number Hot Search : 
DG2031 C4696 11N120 C2501 ABMM1 C34910 BC178 BU4328G
Product Description
Full Text Search
 

To Download TB9068FG Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  TB9068FG 2012-02-22 1 toshiba bi-cmos integrated circuit silicon monorithic TB9068FG 3phase dc brushless motor driver with lin driver and 5v regulator TB9068FG is a small size 3-phase dc brushless motor controller lsi for automotive which use ether external hall sensor or hall ic for motor position detection and can directly drive a motor. for external mcu the TB9068FG build-in 5v regulator, watchdog timer and a lin bus transceiver. TB9068FG provide 2 type operation modes. one mode is to control motor by built-in logic controller fo r 120deg, square operation the other mode is to control motor by external mcu which can achieve complic ated motor control. features ? motor drive 120deg. square wave operation by internal logic controller (mode0) motor drive signal is made by internal logic. rotation control (ccw/cw) , pwm (l-side) input, brake control input mcu controlled operation mode1 motor control signal by 6 input and pwm by mcu. half bridge driver: 3ch built-in various abnormal detection circuits and diagnostics output. over current detection / over temp. detection / over voltage detection ? on-chip regulator output voltage 5.05v (typ.) current limiter : limit current is adjusted by external resistor reset function: under voltage detection for 5v power on reset watch dog timer ? lin transceiver: ver. 1.3 based ? operating voltage range: 18v ? operating temp. range: -40 125 ? built-in cr oscillator (4mhz) package: lqfp-48pin (0.5mm pitch) weight: 0.189 g (typ.)
TB9068FG 2012-02-22 2 internal block diag ram and pin layout + - + - + - + - slope control hb: half bridge driver nc: no internal connection pin (open in chip) pwmi (open): external pwm input for mode1. keep open in mode0 ic(pwm): external pwm input in mode0. motor control input signal in mode1 ia(ccw/cw1): motor rotation directi on control in mode0. motor control input signal in mode1 ib(ccw/cw2): motor rotation directi on control in mode0. motor control input signal in mode1 slope control: slope control circuit for lin driver to keep ver.1.3 slope spec. caution some of the functional blocks,circuit,or constants in the bl ock diagram may be omitted or simplified fo r explanatory purpose.
TB9068FG 2012-02-22 3 pin connection pin no pin name definition in / out circuit notes 1 if (sc) motor control signal input (sc hall sensor signal input) in cmos 120k ? pull down 2 ie (sb) motor control signal input (sb hall sensor signal input) in cmos 120k ? pull down 3 id (sa) motor control signal input (sa hall sensor signal input) in cmos 120k ? pull down 4 ic (pwm) motor control signal input pwm control signal input in cmos 120k ? pull down 5 ib (ccw/cw2) motor control signal input (motor rotation control input2) in cmos 120k ? pull down 6 ia (ccw/cw1) motor control signal input motor rotation control input1 in cmos 120k ? pull down 7 ena (nbrake) motor control signal enable input(brake control signal input) in cmos 50k ? pull down 8 dg1 diagnostic signal output 1 out cmos 9 dg2 diagnostic signal output 2 out cmos 10 ck input signal to detect watch dog error in cmos 50k ? pull up 11 txl lin input signal from mcu in cmos 50k ? pull up 12 rxl lin output signal to mcu out cmos 13 nrst reset output signal out nmos 10k ? pull up 14 gnd ground ground 15 vdd power input for cmos logic 16 compc terminal of capacitor for phase compensation out bip 17 vreg2 5v monitor input in bip connected vreg1 and vreg2 in chip 18 vreg1 5v monitor input in bip connected vreg1 and vreg2 in chip 19 nc keep open 20 vs monitor input terminal for current of 5v regulator. in bip 21 vrego outside pnp tr. control output signal out bip 70k ? (vs-vrego) 22 vcc1 power input for analog 23 nc keep open 24 bus lin bus terminal in/ out bip/ hvcmos 30 ? pull up ?( )? pin description in brackets are in mode0, in case they are different from mode 1.
TB9068FG 2012-02-22 4 pin connection (cont.) pin no pin name definition in / out circuit notes 25 tp3 test enable input in cmos 50k ? pull down keep open 26 cmpcp comparater input signal (+) in bip 27 cmpcm comparater input signal (-) in bip 28 cmpbp comparater input signal (+) in bip 29 cmpbm conparater input signal (-) in bip 30 cmpap comparater input signal (+) in bip 31 cmpam comparater input signal (-) in bip operation at 5v 32 gnd ground ground 33 nc keep open 34 oca a comparater output signal out cmos 35 ocb b comparater output signal out cmos 36 occ c comparater output signal out cmos operation at 5v 37 sel mode select input in cmos 50k ? pull down 38 tp1 test input in cmos 50k ? pull down keep open 39 tp2 test input in cmos 50k ? pull down keep open 40 pgnd motor drive ground 41 oc motor drive output signal c out bip /hvmos 42 ob motor drive output signal b out bip /hvmos 43 oa motor drive output signal a out bip /hvmos ronh = 1 ? typ. ronl = 1 ? typ. 44 nc keep open 45 vcc2 battery power input terminal 46 nc keep open 47 ws watch dog timer enable input signal in cmos 50k ? pull down 48 pwmi (open) pwm signal input in mode1 keep open in mode0 in cmos 120k ? pull down keep open in mode0 hvms: pch, nch mos work at vcc2 cmos: pch, nch mos work at 5v
TB9068FG 2012-02-22 5 functional description (1) 5v regulator circuit a nd current limiter circuit the on-chip linear 5v regulator is designed to operate an external series pnp power transistor to grant thermal stability over a wide range of ca r battery voltages. the phas e compensation capacitor is placed between pin ?compc? and collector of the external pnp tr. a wide range of output currents can be realized by choosing an appropriate external pnp transistor. the maximum base current output is about 1 ma. the current is controlled vi a sense resistor between ?vs? and ?vcc1?. when voltage across the sense resistor exceed vlimit then the terminal ?vrego? is off and cut the current to keep the constant output voltage of 5v regulator. it keeps the output alive but limiting to the maximum allowed current trying to keep an external mcu alive even if there is a problem with over current. it is possible to disable the over current detection by connecting ?vs? and ?vcc1? directly. detected current: i = (vcc1-vlimit)/r vlimit: vcc1-0.4v~vcc1-0.15v caution ? make sure driver output ?vrego? is correctly connected to the base of external pnp. in case this terminal is for example connect ed to gnd the lsi can not work properly and in worst case may be destroyed. when the terminal base of this tr. is connec ted or shorted to vcc1, outside pnp tr. is off and output voltage of regulator is off. ? connecting pin ?vs? to vcc1,vcc2 or gnd will make damage the lsi. ? in case the pin ?compc? is shorted to vcc1, it will cause lsi damage. and when it is shorted to gnd the 5v regulat or cannot work properly. ? when pin ?vreg1?,?vreg2? are open, outsi de pnp tr. cannot be controlled properly and output voltage of pin ?vreg? can exceed 5v . and in worst case destroying the 5v logic. when power is supplied to lsi, pleas e double-check if the collector of outside pnp tr. is connected to pin ?vreg? properly. (2) reset circuit see the following timing charts) 1. 5v low voltage detection (power on reset) this function detects if output voltage of 5v regulat or has dropped below certain threshold level using the internal band gap as reference. for system stability a hysteresis voltage wa s set-up between the reset detection voltage (vrstl) and reset cancel ation voltage (vrsth). even when using an external voltage regulator it?s 5v output is controlled by comparing to the internal high quality band gap reference.
TB9068FG 2012-02-22 6 2. power on reset timer and watch dog timer (at internal osc 4mhz) output pin ?nrst? will output ?l? 25ms (typ) after power on or during watch dog timer released reset signal. and after reset is canceled, pi n ?nrst? outputs h which is thru internal pull up resistor (10k ? ). after power on reset (pin ?ws?=l) is canceled, system changes to watch dog timer mode and waits for an input signal from pin ?ck? for 50ms.(=twd typ.). if the signal from pin ?ck? did not occur duri ng twd, pin ?nrst? c hanges output to l for about 5ms (trst). 3. watch dog timer (at internal osc 4mhz) TB9068FG has a built-in watch dog timer (wdt ). this function can be enabled/disabled by pin ?ws?. ws = l: wdt enable ws = h: wdt disable (but power on reset work independently) when wdt is enabled (ws=l), it waits for an acti vity signal from the mcu at the input pin ?ck?. when this signal does not change during 50ms (typ.), pin ?nrst? outputs l for 5ms (typ.). after that wdt restarts to count the time. (pin ?nrst? circuit configuration and diagram) (wdt timing chart) (wdt enable: ws=l)
TB9068FG 2012-02-22 7 (wdt disable: ws=h) (3) 4mhz internal cr oscillator TB9068FG has a built-in 4mhz cr oscillator whic h is operated from the internal stable 5v voltage. this clock is used for all internal timing purposes. (4) diagnostic circuit (dg1,dg2) TB9068FG has the over current / over voltage / over temperature detection circuit with a diagnostic monitor output ?dg1? and ?dg2?. each failure detected can be noticed by output pins ?dg1? and ?dg2? change to h as follows. w hen respective condition has come to an end (return to normal), each output pin return to l (normal). pin ?dg1? pin ?dg2? detected abnormal l l normal h detect over current h detect over temperature or over voltage h h detect over current, over temperature or over voltage ? ? : no relation 1. over voltage detection (vcc1) when vcc1 is over 27v(typ.), motor drivers are stopped (off, hi-z) and pin ?dg2? outputs h. as soon as vcc1 drops under 27v(typ.) motor driver returns to normal output and pin ?dg2? outputs l. * the above is the case to detect only over voltage (dg1=l,dg2=h)
TB9068FG 2012-02-22 8 caution this over voltage detection is not to clamp battery voltage for TB9068FG. thus, the system should keep lower operation voltage than the max. rating spec. 2. over temperature detection when the junction temperature exceeds 150c(mi n.), the motor drivers are off (hi-z), lin driver is off (hi-z) and pin ?dg1? output is h. when the temperature of the chip drops under 140 c(min.), motor driver return to normal and pin ?dg2? outputs l. the above is the case to detect only over temperature (dg1=l,dg2=h) caution the absolute maximum temperature of TB9068FG is 150deg. this over temperature detection function does not intend to limit the chip temperature. thus, the above absolute maximum temperature never is over to use TB9068FG. if any of these rating would be exceeded during operation, the device electrical characteristics may be irreparably altered and the reliability and lifetime of the device can no longer be guaranteed. moreover, these operations with exceeded ratings may cause break down, damage and/or degradation to any other equipment. applications using the device should be designed such that each maximum rating will never be exceeded in any operating conditions. before using, creating and/or producing designs, refer to and comply with the precautions and conditions set forth in this documents. this over temp. detection is worded over the max. rating temperature and shipping test does not perform at the max. rating temp.
TB9068FG 2012-02-22 9 3. over current detection when motor driver current exceeds 1.5a (min.), the motor drivers are off (hi-z) and pin ?dg1? outputs h. over current detection is not reset even when current falls to uncritical value and pin ?dg1? remains at h-level. to reset the over current condition a low pulse at pin ?ena(nblake)? is needed. over current reset actually happens during rising edge of the reset pulse and motor drivers are turned on and pin ?dg1? returns to l. if however during reset pulse still over current (>+/-1.5a) is detected the over current will remain and not be reset. the above is the case to detect only over current (dg1=h,dg2=l) [caution] over current detection 1.5a (min.) is based on overall motor current: detected current = the output current of pin ?oa? + the output current of pin ?ob? + the output current of pin ?oc? [caution] in mode0, motor driver off(h i-z) by abnormal detection is higher priority than brake function by pi n?ena(nbrake)? or pin?ia(ccw/ cw1)? .
TB9068FG 2012-02-22 10 (5) mode selection for motor control TB9068FG has 2 modes for motor control which are selected by pin ?sel? as follows 1. mode0 (sel=l or open) (f or 3phase brushless motor 120deg. square wave operation with hall sensor) the sensor signals which is input at pins ?id(sa)?, ?ie(sb)? and ?if(sc)? are processed by the internal logic and corresponding motor control outputs are available at pins ?oa?, ?ob?, ?oc?. pwm (l-side) motor speed control is available by applying low frequency pwm at the input pin ?ic (pwm)?. ena(nbrake) ia(ccw/cw1) ib (ccw/cw2) ic (pwm) id (sa) ie (sb) mode 0 120 deg. square wave operation control logic hb hb hb lah lal lbh lbl lch lcl oa ob oc sel (low or open) if (sc) pwmi(open) sampling circuit /noise cancelation circuit diag control dg1 dg2 sampling circuit in mode0, pin ?ib?,?pwmi? need to be kept open the equivalent circuit of motor driver
TB9068FG 2012-02-22 11 driver timing chart driver timing chart at pwm conrol dead time > 1s dead time > 1s lnh lnl ndg on pwm hi-z
TB9068FG 2012-02-22 12 120deg. square wave operation motor control at 4mhz ia (ccw / cw ) = 0 (clockwise) ia (ccw / cw ) = 1 (counter clockwise)
TB9068FG 2012-02-22 13 the hall sensor signals are proc essed by the internal logic to detect the rotor position. internal noise canceler ignores sensor signals shorter than 2-3 s(typ. at osc 4mhz). this delay between the input of sensor and output of motor driver include driver transistor swtching delay. in mode0 which provide120deg. square wa ve operation does not set dead time to protect short current betw een pch and nch sumultaneous on. in normal sequence of 120deg. sqare wave operation,there is no direct switching of motor driver between h and l. only in case of motror driver on/off by input ?ena(nbrake)?,the hi-z status of motor driver for 1us is set. (changing rotatin direction by pin?ia(ccw/cw1)? and ?ib(ccw/cw2)? in mode 0 the motor rotation direction is controlled by the inputs ?ccw/cw1? and ?ccw/cw2? in mode0, as follows. pin ?ia ccw/cw1 ? pin ?ib ccw/cw2 ? operation l l brake (l-side on) h l ccw (reverse) l h cw forward h h free h/l-side off when the motor rotation direction is changed by the input ?ccw/cw1? and ?ccw/cw2?, firstly a braking operation (input ?ccw/cw1?=?ccw/cw2?= l) is required. at each edge of ?ccw/cw1? and ?ccw/cw2? motor driver outputs are off(hi-z) for 1us.(typ. at osc 4mhz). (s ee the follows ) if the input ?ena(nbrake)? is l when driver outputs return to normal by ?ia?=h or ?ib?=h, driver outputs wait until input ?ean(nbrake)? become h. (ccw/cw1=ccw/cw2=l: braking oa=ob=oc=l) (ccw/cw1=ccw/cw2=h: free oa=ob=oc=hi-z)
TB9068FG 2012-02-22 14 when ?ccw/cw1?=?ccw/cw2?=h, each motor driver outputs are off(hi-z). and after detecting ccw/cw1=l or ccw/cw2=l, each driver output the signal according to ccw/cw1 and ccw/cw2. (rotation change at ?ena(brake)=l) before motor rotation direction is c hanged, once being brake by pin?pwmi?=0 and ?ena(nbrake)?=0 is recommendation. when ?ena(nbrake)? is changed, motor driver is off(hi-z) during 1 s(at 4mhz)
TB9068FG 2012-02-22 15 2. mode1 (sel=1) (for 3phase brushless motor control by mcu) the motor driver output signal is controlled by outside mcu. when the pwm speed control is required, mcu needs to gener ate and output the motor control signals with pwm pattern. or independently input pwm signal from input terminal ?pwmi? in mode1, TB9068FG does not generate the dead time. theref ore, mcu needs to control that short circuit current thru the driver pch and nch can not happen(avoid simultaneous occurrence of ia=id=h, ib=ie=h,ic=if=h). each motor driver output oa,ob,oc has t he delay around 0.2 - 1. 0us against each input signal ia - if. high side cont. input low side cont. input output ia id oa ib ie ob ic if oc
TB9068FG 2012-02-22 16 (timing chart of motor drive output signal in mode1) (motor control signal and motor drive signal in mode1)
TB9068FG 2012-02-22 17 cmpcm cmpcp cmpbm cmpbp cmpam cmpap vdd (6) integrated analog comparator for hall sensor TB9068FG has integrated analog comparators for hall sensors to detect the motor position. these analog comparators convert the analog hall sensor output signals into di gital signal pulses. in mode0, once 3 hall sensor signals are i nput to pins ?cmpap?, ?cmpam?, ?cmpbp?, ?cmpbm?, ?cmpcp? and ?cpmcm? they are converted into digital and output from pins ?oca?, ?ocb? and ?occ?. those 3 output signals are input into TB9068FG again through pins ?id?, ?ie? and ?if? for further processing by the commutation logic. all of comparat or outputs are at cmos level signal (5v) for easy interfacing with outside mcu. * comparator on/off has 10mv hysteresis * are the TB9068FG pin (analog comparator timing chart) [caution] in case the integrated op-amps are not used, the vacant input pins should be connected as shown in right hand diagram. when setting up pull up resistors and cr filters at hall-sensor outputs or pins ?oca?,?ocb? and ?occ? their values should be chosen in accordance with the internal resistors (min. 62.5k ? ) as resistor divider. tcmpo tcmpo 10% cmpnm vdd ocn cmpnp 90% v viovcohys + - 5v gnd + - 5v gnd + - 5v gnd cmpap cmpbp cmpcm cmpcp oca comparator ocb occ id ie if cmpam cmpbm (outside) hall sensor hall sensor (outside) (outside) hall sensor
TB9068FG 2012-02-22 18 (7) integrated lin transceiver (ac chacteristic of lin driver) (ac characteristics condit ion of lin driver) ? vtf/s = 0.2vswing / ( tfall40-tfall60 ) ? vtr/s = 0.2vswing / ( trise60-trise40 ) txl lin bus vdd/2 90% 60% 40% 60% 40% 10% hi ttxpdf ttxpdr tfall40-tfall60 lo vswing tfall60-tfall40 vdd/2 lin bus start vcc vdd rxl 0.6vcc 0.4vcc trecpdr trecpdf trtf = trecpdf trecpdf
TB9068FG 2012-02-22 19 (ac characteristics condition of lin driver) (cont.) bus h 60% 40% tslope (fall) 60% 40% l tslope (rise) tslope(fall) = ( tfall40 - tfall60 ) /0.2 tslope(rise) = ( trise60 - trise40 ) /0.2
TB9068FG 2012-02-22 20 absolute maximum ratings characteristic symbol pin condition value unit vcc vcc, vcc2 dc voltage -0.3 +40 supply voltage vdd vdd dc voltage -0.3 +6 v protection diode current i diode bus,i/o(except motor drive output) - 10 bus - 200 ma oa,ob,oc at short detection 1.5 a rxl,ndg, oca,ocb,occ - 10 output current iout nrst - 10 ma tp1,tp2,tp3 oa,ob,oc - -0.3 vcc+0.3 ck, nrst, ndg, rxl, txl, ena, ia, ib, ic, id, ie, if, sel pwmi ws cmpap cmpam cmpbp cmpbm cmpcp cmpcm ampp,ampm, ampo - -0.3 vdd+0.3 vreg - 6.0 - gnd+30, vcc-30 input/output current vin, vout bus vcc=gnd=0v 30 v storage temperature stg - -55 +150 soldering temperature sol manual soldering 260 10 maximum power dissipation pd pcb (50501.6mm cu36%) ta=25 1.62 w z lqfp48-p-0707-0.50 thermal resistance data (for reference only) characteristic symbol value condition unit r j-a 266 ic w thermal resistance r j-a 77 pcbn (50501.6mm cu36%) w p d = (150 ta ) / r j-a max. power dissipation of ic (no pcb) at 25c (150-25) / 266 = 0.47 (w) max. power dissipation of ic on pcb (50501.6mm cu 36%) at 25c ( 150-25 ) / 771.62 ( w ) 1.62 0 25 ta ( =? ) 125 p d (w) 150 85 (1) pd max b ta pcb 50501.6mm cu 36% 0.47 0.33 0.09 0.84 0.24 ic
TB9068FG 2012-02-22 21 caution the absolute maximum ratings of a semicond uctor device are a set of specified parameter values, which must not be exceeded during operation, even for an instant. if any of these rating would be exceeded during operation, the device electrical characteristics may be irreparably altered and the reliability and lifetime of the device can no longer be guaranteed. moreover, these operations with exceeded ratings may cause break down, damage and/or degradation to any other equipment. applications using the device should be designed such that each maximum rating will never be exceeded in any operating conditions. before using, creating and/or producing designs, refer to and comply with the precautions and conditions set forth in these documents.
TB9068FG 2012-02-22 22 static electrical characteristics operating range characteristic symbol value unit notes vcc 18 supply voltage vdd 45.5 v supply voltage for logic operating temperature topr -40 125 ic characteristics the follows are under condition vcc=7 18v ta -40 125 unless otherwise follows. characteristic symbol pin condi tion min. typ>. max. unit current consumption (vcc) icc vcc1,vcc2 vcc=14v - - 20 current consumption(vdd) idd vdd vdd=5v - 5 10 ma output current ?h? level ioh1 rxl ndg oca,ocb,occ vdd=5v voh=4.5v - -5 -2 ma output current ?l? level iol1 rxl ndg nrst oca,ocb,occ vdd=5v vol=0.5v 2 5 - ma output current of nrst ?off? ilo nrst vdd=5v,vout=0v -1 -0.5 -0.2 ma iil1 txl ck -200 -100 -50 iil2 ena,ws sel,pwmi iil3 ia,ib,ic,id,ie,if vdd=5v vin=0v input current ?l? level iil4 tp1,tp2,tp3 vcc=12v, vin=0v -10 - 10 iih1 txl ck -10 - 10 iih2 ena,ws sel,pwmi 50 100 200 iih3 ia,ib,ic,id,ie,if vdd=5v vin=5v 20 40 80 input current ?h? level iih4 tp1,tp2,tp3 vcc=vin=12v - 240 480 a input voltage1 ?l? level vil1 0 - 0.3vdd input voltage1 ?h? level vih1 0.7vdd - vdd hysteresis of voltage1 vhys1 txl ck sel,pwmi, ia,ib,ic,id,ie,if ena,ws - 0.4 - v
TB9068FG 2012-02-22 23 static electrical characteristics (cont.) 5v regulator, reset, watch dog timer the follows are under condition vcc=7 18v ta -40 125 unless otherwise the follows. characteristics symbol pin condi tion min. typ. max. unit output voltage of 5v regulator vreg with outside pnp tr iload 0ma 40ma 4.90 5.05 5.20 v line regulation vline - 0.1 0.5 load regulation vload vreg1 vreg2 - 0.2 1.0 % base current of pnp tr. iregbace - - -1 ma current limiter detection voltage vlimit vs with outside regist er vcc-0.4 vcc-0.3 vcc-0.15 v 0.90vreg 0.93vreg 0.97vreg reset off voltage (low vreg off) vrsth - 4.70 - 0.88vreg 0.91vreg 0.93vreg reset on voltage (low vreg detection) vrstl vreg1 vreg2 - 4.60 - v reset hysteresis voltage (on/off) vrsthy - 0.15 - v power on reset time tpor 12.5 25 50 watch dog timer detection time twd 25 50 100 reset time trst nrst see page 6 2.5 5 10 ms ?ck? input pulse width tck ck thru noise canceller 64 - - s comparator the follows are under condition vcc=7 18v ta -40 125 unless otherwise the follows characteristics symbol pin condi tion min. typ. max. unit vinh vreg-2 vreg-1.5 - v input voltage vinl -0.3 - 0 v input bias current iibias -2 -0.2 - input offset current iiofst - 0.02 0.3 a input offset voltage vio -10 - 10 mv comp. hysteresis * vcohys cmpam=cmpbm =cmpcm=2.5v 2 9 15 mv comp. output delay tcmpo cmpap cmpam cmpbp cmpbm cmpcp cmpcm ac characteristics based - 0.5 1.5 s * comp. hysteresis (vcohys) is not tested directly. it is judged by the following (ref. (6) integrated analog comparator for hall sensor) vcohys vio + vcohys vio
TB9068FG 2012-02-22 24 static electrical characteristics (cont.) motor driver the follows are under condition vcc=7 18v ta -40 125 unless otherwise the follows characteristics symbol pin condition . . . unit voh1 vcc:12v output ?h? iout=-0.2a vcc-0.4 11.8 vcc-0.1 output voltage vol1 vcc:12v output ?l? iout=0.2a 0.1 0.2 0.4 v iout=-0.2a, a=25 0.7 0.85 1.3 iout=-0.2a,ta=125 0.7 - 2 pch output impedance1 rhon1 iout=-0.2a,ta=-40 0.5 - 1.3 iout=0.2a, a=25 0.7 0.9 1.3 iout=0.2a,ta=125 0.7 - 2 nch output impedance1 rlon1 iout=0.2a,ta=-40 0.5 - 1.3 ? output off, vout=0v output off leak current ilo output off, vout=vcc -10 - 10 a driver on time tonp - 1.5 3.2 driver off time toffp - 0.5 1.5 s a=25 -2.3 -1.5 -1.3 ta=125 -2.0 - -1.2 short circuit detection current at gnd-short ioverl ta = - 4 0 -2.5 - -1.4 a=25 1.3 1.5 2.3 ta=125 1.2 - 2.0 short circuit detection current at vdd-short ioverh oa, ob, oc ta = - 4 0 1.4 - 2.5 a over voltage detection(vcc1) vsd vcc1 24 27 30 v
TB9068FG 2012-02-22 25 static electrical characteristics (cont.) lin receiver the follows are under condition vcc=7 18v ta -40 125 unless otherwise the follows characteristics symbol pin condition . . . unit iihrx vin=vcc -10 - 10 iilrx vcc=12,vin=0v -600 - -255 ibuspas rec driver off, vcc=7.3 18v, vbus=8 18v, vbus>vcc - - 20 ibus vcc=0v vbus=0 18v - - 100 a bus current ibus nognd at gnd/vcc short vbus=8 18v, vcc=12v -1 - 1 ma vihrx 0.4vcc 0.5vcc 0.6vcc input voltage vilrx 0.4vcc 0.5vcc 0.6vcc input hysteresis vhys - - 0.175vcc dominant voltage range vdom -8 - 0.4vcc recessive voltage range vrec 0.6vcc - 18 v output delay time symmetry trtf bus trecpdf- trecpdr ac characteristics based -2 - 2 s caution: TB9068FG integrate 30 ? (typ.) pull up register as lin slave. lin driver the follows are under condition vcc=7 18v ta -40 125 unless otherwise the follows characteristics symbol pin condition . . . unit output current iolin txl=0v , vout=vccx0.4 40 100 200 ma vtf/s vcc=18v 1 1.6 3 constant slew rate transceiver vtr/s vcc=7.3 0.5 0.8 3 v/ s ttxpdf output delay time ttxpdr - 1 4 vcc=18v -5 - 5 tsys vcc=7.3v -4 - 4 constant slope time transceiver tslope 3.5 - 22.5 trtf -2 - 2 output delay time symmetry trxpd - - 7.25 s vcc=7.3v,load=600 ? - - 1.2 vcc=18v,load=600 ? - - 2.0 vcc=7.3v,load=1k ? 0.6 - - driver dominant voltage volbus vcc=18v,load=1k ? 0.8 - - v itxoff1 ac condition vout=vcc *2 - - 10 a output off leak current itxoff2 vcc=0v,vout=-12v -1 -0.6 - ma short circuit detection current ioshort bus *1 40 100 200 ma *1 short detection circuit does not provide the time to recover. *2 the value of the lin receiver input current include the output off leak current.
TB9068FG 2012-02-22 26 circuit diagram mode 0 120deg. rotation with hall sensor caution . *1 c1, c2, c4, c5 is for noi se reduction. it should be set near ic *2 c3 is for phase compensation. it should be set near ic. *3 some of the functional blocks, circuit, or constants in the block diagram may be omitted or simplified for explanatory purpose. *4 install the product correctly. other wise, it may result in break down, damage and/or deterioration to the product or equipment. *5 the application circuits shown in this document are provided for reference purposes only. especially, a thorough ev aluation is required on the phase of mass production design. toshiba dose not grant the use of any industrial property right s with these examples of application circuits.
TB9068FG 2012-02-22 27 package weight: 0.189 g (typ.) about solder ability, it is c hecking on condition that following. solder ability (1)use of sn-37pb solder bath ? solder bath temperature=230 ? dipping time=5seconds ? the number of times =once ? use of r-type flux (2)use of sn-3.0ag-0 .5cu solder bath ? solder bath temperature=245 ? dipping time=5seconds ? the number of times =once ? use of r-type flux
TB9068FG 2012-02-22 28 caution ? some of the functional blocks, circuits, or c onstants in the block diagram may be omitted or simplified for explanatory purpose. ? the equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purpose. ? timing charts may be simplified for explanatory purpose. ? the absolute maximum ratings of a semiconducto r device are a set of specified parameter values, which must not be exceeded during operation, even for an instant. if any of these rating would be exceeded during operati on, the device electrical characteristics may be irreparably altered and the reliability and lifetime of the device can no longer be guaranteed. moreover, these operations with exceeded ratings may cause break down, damage and/or degradation to any other equipment. applications using the device should be designed such that each maximum rating will never be exceeded in any operating conditions. before using, creating and/or producing designs, refer to and comply with the precautions and condi tions set forth in this documents. ? ensure that the ic is mounted correctly. failing to do so may result in the ic or target equipment being damage
TB9068FG 2012-02-22 29 restrictions on product use ? toshiba corporation, and its subsidiaries and affiliates (collect ively ?toshiba?), reserve the right to make changes to the in formation in this document, and related hardware, software a nd systems (collectively ?product?) without notice. ? this document and any information herein may not be reproduc ed without prior written permission from toshiba. even with toshiba?s written permission, reproduc tion is permissible only if reproducti on is without alteration/omission. ? though toshiba works continually to improve product?s quality a nd reliability, product can malfunction or fail. customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situat ions in which a malfunction or failure of product could cause loss of human life, b odily injury or damage to property, including data loss or corruption. before customers use the product, create designs including the product, or incorporate the product into their own applications, cu stomers must also refer to and comply with (a) the latest ve rsions of all relevant toshiba information, including without limitation, this document, the specifications, the data sheets and applicat ion notes for product and the precautions and condi tions set forth in the ?toshiba se miconductor reliability handbook? and (b) the instructions for the application with which the product will be us ed with or for. customers are solely responsible for all aspe cts of their own product design or applications , including but not limited to (a) determining the appropriateness of the use of this product in such design or applications; (b) eval uating and determining the applicability of any info rmation contained in this document, or in c harts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operatin g parameters for such designs and applications. toshiba assumes no liability for customers? product design or applications. ? product is intended for use in general el ectronics applications (e.g., computers, personal equipment, office equipment, measur ing equipment, industrial robots and home electroni cs appliances) or for specif ic applications as expre ssly stated in this document . product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality a nd/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or se rious public impact (?unintended use?). unintended use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic s ignaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to el ectric power, and equipment used in finance-related fields. do not use product for unintended use unless specifically permitted in thi s document. ? do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy product, whether in whole or in part. ? product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations. ? the information contained herein is pres ented only as guidance for product use. no re sponsibility is assumed by toshiba for an y infringement of patents or any other intellectual property rights of third parties that may result from the use of product. no license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise. ? absent a written signed agreement, except as provid ed in the relevant terms and conditions of sale for product, and to the maximum extent allowable by law, toshiba (1) assumes no liability whatsoever, including without limitation, indirect, co nsequential, special, or incidental damages or loss, including without limitation, loss of profit s, loss of opportunities, business interruption and loss of data, and (2) disclaims any and all express or implied warranties and conditions related to sale, use of product, or information, including warranties or conditions of merchantability, fitness for a particular purpose, accuracy of information, or noninfringement. ? do not use or otherwise make available product or related so ftware or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or m anufacturing of nuclear, chemical , or biological weapons or missi le technology products (mass destruction w eapons). product and related software and technology may be controlled under the japanese foreign exchange and foreign trade law and the u.s. expor t administration regulations. ex port and re-export of product or related software or technology are strictly prohibited exc ept in compliance with all applic able export laws and regulations. ? please contact your toshiba sales representative for details as to environmental matters such as the rohs compatibility of pro duct. please use product in compliance with all applicable laws and regula tions that regulate the inclusion or use of controlled subs tances, including without limitation, the eu rohs directive. toshiba assumes no liability for damages or losses occurring as a result o f noncompliance with applicable laws and regulations.


▲Up To Search▲   

 
Price & Availability of TB9068FG

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X